/*
 *  Copyright (c) 2016 The WebM project authors. All Rights Reserved.
 *
 *  Use of this source code is governed by a BSD-style license
 *  that can be found in the LICENSE file in the root of the source
 *  tree. An additional intellectual property rights grant can be found
 *  in the file PATENTS.  All contributing project authors may
 *  be found in the AUTHORS file in the root of the source tree.
 */

#include <arm_neon.h>

#include "./vpx_config.h"
#include "./vpx_dsp_rtcd.h"
#include "vpx_dsp/arm/idct_neon.h"
#include "vpx_dsp/arm/mem_neon.h"
#include "vpx_dsp/arm/transpose_neon.h"
#include "vpx_dsp/txfm_common.h"

static INLINE void load_8x8_s16(const tran_low_t *input, int16x8_t *const in0,
                                int16x8_t *const in1, int16x8_t *const in2,
                                int16x8_t *const in3, int16x8_t *const in4,
                                int16x8_t *const in5, int16x8_t *const in6,
                                int16x8_t *const in7) {
  *in0 = load_tran_low_to_s16q(input);
  input += 32;
  *in1 = load_tran_low_to_s16q(input);
  input += 32;
  *in2 = load_tran_low_to_s16q(input);
  input += 32;
  *in3 = load_tran_low_to_s16q(input);
  input += 32;
  *in4 = load_tran_low_to_s16q(input);
  input += 32;
  *in5 = load_tran_low_to_s16q(input);
  input += 32;
  *in6 = load_tran_low_to_s16q(input);
  input += 32;
  *in7 = load_tran_low_to_s16q(input);
}

static INLINE void load_4x8_s16(const tran_low_t *input, int16x4_t *const in0,
                                int16x4_t *const in1, int16x4_t *const in2,
                                int16x4_t *const in3, int16x4_t *const in4,
                                int16x4_t *const in5, int16x4_t *const in6,
                                int16x4_t *const in7) {
  *in0 = load_tran_low_to_s16d(input);
  input += 32;
  *in1 = load_tran_low_to_s16d(input);
  input += 32;
  *in2 = load_tran_low_to_s16d(input);
  input += 32;
  *in3 = load_tran_low_to_s16d(input);
  input += 32;
  *in4 = load_tran_low_to_s16d(input);
  input += 32;
  *in5 = load_tran_low_to_s16d(input);
  input += 32;
  *in6 = load_tran_low_to_s16d(input);
  input += 32;
  *in7 = load_tran_low_to_s16d(input);
}

// Only for the first pass of the  _135_ variant. Since it only uses values from
// the top left 16x16 it can safely assume all the remaining values are 0 and
// skip an awful lot of calculations. In fact, only the first 12 columns make
// the cut. None of the elements in the 13th, 14th, 15th or 16th columns are
// used so it skips any calls to input[12|13|14|15] too.
// In C this does a single row of 32 for each call. Here it transposes the top
// left 12x8 to allow using SIMD.

// vp9/common/vp9_scan.c:vp9_default_iscan_32x32 arranges the first 135 non-zero
// coefficients as follows:
//      0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15
//  0   0   2   5  10  17  25  38  47  62  83 101 121
//  1   1   4   8  15  22  30  45  58  74  92 112 133
//  2   3   7  12  18  28  36  52  64  82 102 118
//  3   6  11  16  23  31  43  60  73  90 109 126
//  4   9  14  19  29  37  50  65  78  98 116 134
//  5  13  20  26  35  44  54  72  85 105 123
//  6  21  27  33  42  53  63  80  94 113 132
//  7  24  32  39  48  57  71  88 104 120
//  8  34  40  46  56  68  81  96 111 130
//  9  41  49  55  67  77  91 107 124
// 10  51  59  66  76  89  99 119 131
// 11  61  69  75  87 100 114 129
// 12  70  79  86  97 108 122
// 13  84  93 103 110 125
// 14  98 106 115 127
// 15 117 128
void vpx_idct32_12_neon(const tran_low_t *const input, int16_t *output) {
  int16x4_t tmp[8];
  int16x8_t in[12], s1[32], s2[32], s3[32], s4[32], s5[32], s6[32], s7[32];

  load_8x8_s16(input, &in[0], &in[1], &in[2], &in[3], &in[4], &in[5], &in[6],
               &in[7]);
  transpose_s16_8x8(&in[0], &in[1], &in[2], &in[3], &in[4], &in[5], &in[6],
                    &in[7]);

  load_4x8_s16(input + 8, &tmp[0], &tmp[1], &tmp[2], &tmp[3], &tmp[4], &tmp[5],
               &tmp[6], &tmp[7]);
  transpose_s16_4x8(tmp[0], tmp[1], tmp[2], tmp[3], tmp[4], tmp[5], tmp[6],
                    tmp[7], &in[8], &in[9], &in[10], &in[11]);

  // stage 1
  s1[16] = multiply_shift_and_narrow_s16(in[1], cospi_31_64);
  s1[31] = multiply_shift_and_narrow_s16(in[1], cospi_1_64);

  s1[18] = multiply_shift_and_narrow_s16(in[9], cospi_23_64);
  s1[29] = multiply_shift_and_narrow_s16(in[9], cospi_9_64);

  s1[19] = multiply_shift_and_narrow_s16(in[7], -cospi_25_64);
  s1[28] = multiply_shift_and_narrow_s16(in[7], cospi_7_64);

  s1[20] = multiply_shift_and_narrow_s16(in[5], cospi_27_64);
  s1[27] = multiply_shift_and_narrow_s16(in[5], cospi_5_64);

  s1[21] = multiply_shift_and_narrow_s16(in[11], -cospi_21_64);
  s1[26] = multiply_shift_and_narrow_s16(in[11], cospi_11_64);

  s1[23] = multiply_shift_and_narrow_s16(in[3], -cospi_29_64);
  s1[24] = multiply_shift_and_narrow_s16(in[3], cospi_3_64);

  // stage 2
  s2[8] = multiply_shift_and_narrow_s16(in[2], cospi_30_64);
  s2[15] = multiply_shift_and_narrow_s16(in[2], cospi_2_64);

  s2[10] = multiply_shift_and_narrow_s16(in[10], cospi_22_64);
  s2[13] = multiply_shift_and_narrow_s16(in[10], cospi_10_64);

  s2[11] = multiply_shift_and_narrow_s16(in[6], -cospi_26_64);
  s2[12] = multiply_shift_and_narrow_s16(in[6], cospi_6_64);

  s2[18] = vsubq_s16(s1[19], s1[18]);
  s2[19] = vaddq_s16(s1[18], s1[19]);
  s2[20] = vaddq_s16(s1[20], s1[21]);
  s2[21] = vsubq_s16(s1[20], s1[21]);
  s2[26] = vsubq_s16(s1[27], s1[26]);
  s2[27] = vaddq_s16(s1[26], s1[27]);
  s2[28] = vaddq_s16(s1[28], s1[29]);
  s2[29] = vsubq_s16(s1[28], s1[29]);

  // stage 3
  s3[4] = multiply_shift_and_narrow_s16(in[4], cospi_28_64);
  s3[7] = multiply_shift_and_narrow_s16(in[4], cospi_4_64);

  s3[10] = vsubq_s16(s2[11], s2[10]);
  s3[11] = vaddq_s16(s2[10], s2[11]);
  s3[12] = vaddq_s16(s2[12], s2[13]);
  s3[13] = vsubq_s16(s2[12], s2[13]);

  s3[17] = multiply_accumulate_shift_and_narrow_s16(s1[16], -cospi_4_64, s1[31],
                                                    cospi_28_64);
  s3[30] = multiply_accumulate_shift_and_narrow_s16(s1[16], cospi_28_64, s1[31],
                                                    cospi_4_64);

  s3[18] = multiply_accumulate_shift_and_narrow_s16(s2[18], -cospi_28_64,
                                                    s2[29], -cospi_4_64);
  s3[29] = multiply_accumulate_shift_and_narrow_s16(s2[18], -cospi_4_64, s2[29],
                                                    cospi_28_64);

  s3[21] = multiply_accumulate_shift_and_narrow_s16(s2[21], -cospi_20_64,
                                                    s2[26], cospi_12_64);
  s3[26] = multiply_accumulate_shift_and_narrow_s16(s2[21], cospi_12_64, s2[26],
                                                    cospi_20_64);

  s3[22] = multiply_accumulate_shift_and_narrow_s16(s1[23], -cospi_12_64,
                                                    s1[24], -cospi_20_64);
  s3[25] = multiply_accumulate_shift_and_narrow_s16(s1[23], -cospi_20_64,
                                                    s1[24], cospi_12_64);

  // stage 4
  s4[0] = multiply_shift_and_narrow_s16(in[0], cospi_16_64);
  s4[2] = multiply_shift_and_narrow_s16(in[8], cospi_24_64);
  s4[3] = multiply_shift_and_narrow_s16(in[8], cospi_8_64);

  s4[9] = multiply_accumulate_shift_and_narrow_s16(s2[8], -cospi_8_64, s2[15],
                                                   cospi_24_64);
  s4[14] = multiply_accumulate_shift_and_narrow_s16(s2[8], cospi_24_64, s2[15],
                                                    cospi_8_64);

  s4[10] = multiply_accumulate_shift_and_narrow_s16(s3[10], -cospi_24_64,
                                                    s3[13], -cospi_8_64);
  s4[13] = multiply_accumulate_shift_and_narrow_s16(s3[10], -cospi_8_64, s3[13],
                                                    cospi_24_64);

  s4[16] = vaddq_s16(s1[16], s2[19]);
  s4[17] = vaddq_s16(s3[17], s3[18]);
  s4[18] = vsubq_s16(s3[17], s3[18]);
  s4[19] = vsubq_s16(s1[16], s2[19]);
  s4[20] = vsubq_s16(s1[23], s2[20]);
  s4[21] = vsubq_s16(s3[22], s3[21]);
  s4[22] = vaddq_s16(s3[21], s3[22]);
  s4[23] = vaddq_s16(s2[20], s1[23]);
  s4[24] = vaddq_s16(s1[24], s2[27]);
  s4[25] = vaddq_s16(s3[25], s3[26]);
  s4[26] = vsubq_s16(s3[25], s3[26]);
  s4[27] = vsubq_s16(s1[24], s2[27]);
  s4[28] = vsubq_s16(s1[31], s2[28]);
  s4[29] = vsubq_s16(s3[30], s3[29]);
  s4[30] = vaddq_s16(s3[29], s3[30]);
  s4[31] = vaddq_s16(s2[28], s1[31]);

  // stage 5
  s5[0] = vaddq_s16(s4[0], s4[3]);
  s5[1] = vaddq_s16(s4[0], s4[2]);
  s5[2] = vsubq_s16(s4[0], s4[2]);
  s5[3] = vsubq_s16(s4[0], s4[3]);

  s5[5] = sub_multiply_shift_and_narrow_s16(s3[7], s3[4], cospi_16_64);
  s5[6] = add_multiply_shift_and_narrow_s16(s3[4], s3[7], cospi_16_64);

  s5[8] = vaddq_s16(s2[8], s3[11]);
  s5[9] = vaddq_s16(s4[9], s4[10]);
  s5[10] = vsubq_s16(s4[9], s4[10]);
  s5[11] = vsubq_s16(s2[8], s3[11]);
  s5[12] = vsubq_s16(s2[15], s3[12]);
  s5[13] = vsubq_s16(s4[14], s4[13]);
  s5[14] = vaddq_s16(s4[13], s4[14]);
  s5[15] = vaddq_s16(s2[15], s3[12]);

  s5[18] = multiply_accumulate_shift_and_narrow_s16(s4[18], -cospi_8_64, s4[29],
                                                    cospi_24_64);
  s5[29] = multiply_accumulate_shift_and_narrow_s16(s4[18], cospi_24_64, s4[29],
                                                    cospi_8_64);

  s5[19] = multiply_accumulate_shift_and_narrow_s16(s4[19], -cospi_8_64, s4[28],
                                                    cospi_24_64);
  s5[28] = multiply_accumulate_shift_and_narrow_s16(s4[19], cospi_24_64, s4[28],
                                                    cospi_8_64);

  s5[20] = multiply_accumulate_shift_and_narrow_s16(s4[20], -cospi_24_64,
                                                    s4[27], -cospi_8_64);
  s5[27] = multiply_accumulate_shift_and_narrow_s16(s4[20], -cospi_8_64, s4[27],
                                                    cospi_24_64);

  s5[21] = multiply_accumulate_shift_and_narrow_s16(s4[21], -cospi_24_64,
                                                    s4[26], -cospi_8_64);
  s5[26] = multiply_accumulate_shift_and_narrow_s16(s4[21], -cospi_8_64, s4[26],
                                                    cospi_24_64);

  // stage 6
  s6[0] = vaddq_s16(s5[0], s3[7]);
  s6[1] = vaddq_s16(s5[1], s5[6]);
  s6[2] = vaddq_s16(s5[2], s5[5]);
  s6[3] = vaddq_s16(s5[3], s3[4]);
  s6[4] = vsubq_s16(s5[3], s3[4]);
  s6[5] = vsubq_s16(s5[2], s5[5]);
  s6[6] = vsubq_s16(s5[1], s5[6]);
  s6[7] = vsubq_s16(s5[0], s3[7]);

  s6[10] = sub_multiply_shift_and_narrow_s16(s5[13], s5[10], cospi_16_64);
  s6[13] = add_multiply_shift_and_narrow_s16(s5[10], s5[13], cospi_16_64);

  s6[11] = sub_multiply_shift_and_narrow_s16(s5[12], s5[11], cospi_16_64);
  s6[12] = add_multiply_shift_and_narrow_s16(s5[11], s5[12], cospi_16_64);

  s6[16] = vaddq_s16(s4[16], s4[23]);
  s6[17] = vaddq_s16(s4[17], s4[22]);
  s6[18] = vaddq_s16(s5[18], s5[21]);
  s6[19] = vaddq_s16(s5[19], s5[20]);
  s6[20] = vsubq_s16(s5[19], s5[20]);
  s6[21] = vsubq_s16(s5[18], s5[21]);
  s6[22] = vsubq_s16(s4[17], s4[22]);
  s6[23] = vsubq_s16(s4[16], s4[23]);

  s6[24] = vsubq_s16(s4[31], s4[24]);
  s6[25] = vsubq_s16(s4[30], s4[25]);
  s6[26] = vsubq_s16(s5[29], s5[26]);
  s6[27] = vsubq_s16(s5[28], s5[27]);
  s6[28] = vaddq_s16(s5[27], s5[28]);
  s6[29] = vaddq_s16(s5[26], s5[29]);
  s6[30] = vaddq_s16(s4[25], s4[30]);
  s6[31] = vaddq_s16(s4[24], s4[31]);

  // stage 7
  s7[0] = vaddq_s16(s6[0], s5[15]);
  s7[1] = vaddq_s16(s6[1], s5[14]);
  s7[2] = vaddq_s16(s6[2], s6[13]);
  s7[3] = vaddq_s16(s6[3], s6[12]);
  s7[4] = vaddq_s16(s6[4], s6[11]);
  s7[5] = vaddq_s16(s6[5], s6[10]);
  s7[6] = vaddq_s16(s6[6], s5[9]);
  s7[7] = vaddq_s16(s6[7], s5[8]);
  s7[8] = vsubq_s16(s6[7], s5[8]);
  s7[9] = vsubq_s16(s6[6], s5[9]);
  s7[10] = vsubq_s16(s6[5], s6[10]);
  s7[11] = vsubq_s16(s6[4], s6[11]);
  s7[12] = vsubq_s16(s6[3], s6[12]);
  s7[13] = vsubq_s16(s6[2], s6[13]);
  s7[14] = vsubq_s16(s6[1], s5[14]);
  s7[15] = vsubq_s16(s6[0], s5[15]);

  s7[20] = sub_multiply_shift_and_narrow_s16(s6[27], s6[20], cospi_16_64);
  s7[27] = add_multiply_shift_and_narrow_s16(s6[20], s6[27], cospi_16_64);

  s7[21] = sub_multiply_shift_and_narrow_s16(s6[26], s6[21], cospi_16_64);
  s7[26] = add_multiply_shift_and_narrow_s16(s6[21], s6[26], cospi_16_64);

  s7[22] = sub_multiply_shift_and_narrow_s16(s6[25], s6[22], cospi_16_64);
  s7[25] = add_multiply_shift_and_narrow_s16(s6[22], s6[25], cospi_16_64);

  s7[23] = sub_multiply_shift_and_narrow_s16(s6[24], s6[23], cospi_16_64);
  s7[24] = add_multiply_shift_and_narrow_s16(s6[23], s6[24], cospi_16_64);

  // final stage
  vst1q_s16(output, vaddq_s16(s7[0], s6[31]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[1], s6[30]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[2], s6[29]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[3], s6[28]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[4], s7[27]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[5], s7[26]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[6], s7[25]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[7], s7[24]));
  output += 16;

  vst1q_s16(output, vaddq_s16(s7[8], s7[23]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[9], s7[22]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[10], s7[21]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[11], s7[20]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[12], s6[19]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[13], s6[18]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[14], s6[17]));
  output += 16;
  vst1q_s16(output, vaddq_s16(s7[15], s6[16]));
  output += 16;

  vst1q_s16(output, vsubq_s16(s7[15], s6[16]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[14], s6[17]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[13], s6[18]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[12], s6[19]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[11], s7[20]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[10], s7[21]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[9], s7[22]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[8], s7[23]));
  output += 16;

  vst1q_s16(output, vsubq_s16(s7[7], s7[24]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[6], s7[25]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[5], s7[26]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[4], s7[27]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[3], s6[28]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[2], s6[29]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[1], s6[30]));
  output += 16;
  vst1q_s16(output, vsubq_s16(s7[0], s6[31]));
}

void vpx_idct32_16_neon(const int16_t *const input, void *const output,
                        const int stride, const int highbd_flag) {
  int16x8_t in[16], s1[32], s2[32], s3[32], s4[32], s5[32], s6[32], s7[32],
      out[32];

  load_and_transpose_s16_8x8(input, 16, &in[0], &in[1], &in[2], &in[3], &in[4],
                             &in[5], &in[6], &in[7]);

  load_and_transpose_s16_8x8(input + 8, 16, &in[8], &in[9], &in[10], &in[11],
                             &in[12], &in[13], &in[14], &in[15]);

  // stage 1
  s1[16] = multiply_shift_and_narrow_s16(in[1], cospi_31_64);
  s1[31] = multiply_shift_and_narrow_s16(in[1], cospi_1_64);

  s1[17] = multiply_shift_and_narrow_s16(in[15], -cospi_17_64);
  s1[30] = multiply_shift_and_narrow_s16(in[15], cospi_15_64);

  s1[18] = multiply_shift_and_narrow_s16(in[9], cospi_23_64);
  s1[29] = multiply_shift_and_narrow_s16(in[9], cospi_9_64);

  s1[19] = multiply_shift_and_narrow_s16(in[7], -cospi_25_64);
  s1[28] = multiply_shift_and_narrow_s16(in[7], cospi_7_64);

  s1[20] = multiply_shift_and_narrow_s16(in[5], cospi_27_64);
  s1[27] = multiply_shift_and_narrow_s16(in[5], cospi_5_64);

  s1[21] = multiply_shift_and_narrow_s16(in[11], -cospi_21_64);
  s1[26] = multiply_shift_and_narrow_s16(in[11], cospi_11_64);

  s1[22] = multiply_shift_and_narrow_s16(in[13], cospi_19_64);
  s1[25] = multiply_shift_and_narrow_s16(in[13], cospi_13_64);

  s1[23] = multiply_shift_and_narrow_s16(in[3], -cospi_29_64);
  s1[24] = multiply_shift_and_narrow_s16(in[3], cospi_3_64);

  // stage 2
  s2[8] = multiply_shift_and_narrow_s16(in[2], cospi_30_64);
  s2[15] = multiply_shift_and_narrow_s16(in[2], cospi_2_64);

  s2[9] = multiply_shift_and_narrow_s16(in[14], -cospi_18_64);
  s2[14] = multiply_shift_and_narrow_s16(in[14], cospi_14_64);

  s2[10] = multiply_shift_and_narrow_s16(in[10], cospi_22_64);
  s2[13] = multiply_shift_and_narrow_s16(in[10], cospi_10_64);

  s2[11] = multiply_shift_and_narrow_s16(in[6], -cospi_26_64);
  s2[12] = multiply_shift_and_narrow_s16(in[6], cospi_6_64);

  s2[16] = vaddq_s16(s1[16], s1[17]);
  s2[17] = vsubq_s16(s1[16], s1[17]);
  s2[18] = vsubq_s16(s1[19], s1[18]);
  s2[19] = vaddq_s16(s1[18], s1[19]);
  s2[20] = vaddq_s16(s1[20], s1[21]);
  s2[21] = vsubq_s16(s1[20], s1[21]);
  s2[22] = vsubq_s16(s1[23], s1[22]);
  s2[23] = vaddq_s16(s1[22], s1[23]);
  s2[24] = vaddq_s16(s1[24], s1[25]);
  s2[25] = vsubq_s16(s1[24], s1[25]);
  s2[26] = vsubq_s16(s1[27], s1[26]);
  s2[27] = vaddq_s16(s1[26], s1[27]);
  s2[28] = vaddq_s16(s1[28], s1[29]);
  s2[29] = vsubq_s16(s1[28], s1[29]);
  s2[30] = vsubq_s16(s1[31], s1[30]);
  s2[31] = vaddq_s16(s1[30], s1[31]);

  // stage 3
  s3[4] = multiply_shift_and_narrow_s16(in[4], cospi_28_64);
  s3[7] = multiply_shift_and_narrow_s16(in[4], cospi_4_64);

  s3[5] = multiply_shift_and_narrow_s16(in[12], -cospi_20_64);
  s3[6] = multiply_shift_and_narrow_s16(in[12], cospi_12_64);

  s3[8] = vaddq_s16(s2[8], s2[9]);
  s3[9] = vsubq_s16(s2[8], s2[9]);
  s3[10] = vsubq_s16(s2[11], s2[10]);
  s3[11] = vaddq_s16(s2[10], s2[11]);
  s3[12] = vaddq_s16(s2[12], s2[13]);
  s3[13] = vsubq_s16(s2[12], s2[13]);
  s3[14] = vsubq_s16(s2[15], s2[14]);
  s3[15] = vaddq_s16(s2[14], s2[15]);

  s3[17] = multiply_accumulate_shift_and_narrow_s16(s2[17], -cospi_4_64, s2[30],
                                                    cospi_28_64);
  s3[30] = multiply_accumulate_shift_and_narrow_s16(s2[17], cospi_28_64, s2[30],
                                                    cospi_4_64);

  s3[18] = multiply_accumulate_shift_and_narrow_s16(s2[18], -cospi_28_64,
                                                    s2[29], -cospi_4_64);
  s3[29] = multiply_accumulate_shift_and_narrow_s16(s2[18], -cospi_4_64, s2[29],
                                                    cospi_28_64);

  s3[21] = multiply_accumulate_shift_and_narrow_s16(s2[21], -cospi_20_64,
                                                    s2[26], cospi_12_64);
  s3[26] = multiply_accumulate_shift_and_narrow_s16(s2[21], cospi_12_64, s2[26],
                                                    cospi_20_64);

  s3[22] = multiply_accumulate_shift_and_narrow_s16(s2[22], -cospi_12_64,
                                                    s2[25], -cospi_20_64);
  s3[25] = multiply_accumulate_shift_and_narrow_s16(s2[22], -cospi_20_64,
                                                    s2[25], cospi_12_64);

  // stage 4
  s4[0] = multiply_shift_and_narrow_s16(in[0], cospi_16_64);
  s4[2] = multiply_shift_and_narrow_s16(in[8], cospi_24_64);
  s4[3] = multiply_shift_and_narrow_s16(in[8], cospi_8_64);

  s4[4] = vaddq_s16(s3[4], s3[5]);
  s4[5] = vsubq_s16(s3[4], s3[5]);
  s4[6] = vsubq_s16(s3[7], s3[6]);
  s4[7] = vaddq_s16(s3[6], s3[7]);

  s4[9] = multiply_accumulate_shift_and_narrow_s16(s3[9], -cospi_8_64, s3[14],
                                                   cospi_24_64);
  s4[14] = multiply_accumulate_shift_and_narrow_s16(s3[9], cospi_24_64, s3[14],
                                                    cospi_8_64);

  s4[10] = multiply_accumulate_shift_and_narrow_s16(s3[10], -cospi_24_64,
                                                    s3[13], -cospi_8_64);
  s4[13] = multiply_accumulate_shift_and_narrow_s16(s3[10], -cospi_8_64, s3[13],
                                                    cospi_24_64);

  s4[16] = vaddq_s16(s2[16], s2[19]);
  s4[17] = vaddq_s16(s3[17], s3[18]);
  s4[18] = vsubq_s16(s3[17], s3[18]);
  s4[19] = vsubq_s16(s2[16], s2[19]);
  s4[20] = vsubq_s16(s2[23], s2[20]);
  s4[21] = vsubq_s16(s3[22], s3[21]);
  s4[22] = vaddq_s16(s3[21], s3[22]);
  s4[23] = vaddq_s16(s2[20], s2[23]);
  s4[24] = vaddq_s16(s2[24], s2[27]);
  s4[25] = vaddq_s16(s3[25], s3[26]);
  s4[26] = vsubq_s16(s3[25], s3[26]);
  s4[27] = vsubq_s16(s2[24], s2[27]);
  s4[28] = vsubq_s16(s2[31], s2[28]);
  s4[29] = vsubq_s16(s3[30], s3[29]);
  s4[30] = vaddq_s16(s3[29], s3[30]);
  s4[31] = vaddq_s16(s2[28], s2[31]);

  // stage 5
  s5[0] = vaddq_s16(s4[0], s4[3]);
  s5[1] = vaddq_s16(s4[0], s4[2]);
  s5[2] = vsubq_s16(s4[0], s4[2]);
  s5[3] = vsubq_s16(s4[0], s4[3]);

  s5[5] = sub_multiply_shift_and_narrow_s16(s4[6], s4[5], cospi_16_64);
  s5[6] = add_multiply_shift_and_narrow_s16(s4[5], s4[6], cospi_16_64);

  s5[8] = vaddq_s16(s3[8], s3[11]);
  s5[9] = vaddq_s16(s4[9], s4[10]);
  s5[10] = vsubq_s16(s4[9], s4[10]);
  s5[11] = vsubq_s16(s3[8], s3[11]);
  s5[12] = vsubq_s16(s3[15], s3[12]);
  s5[13] = vsubq_s16(s4[14], s4[13]);
  s5[14] = vaddq_s16(s4[13], s4[14]);
  s5[15] = vaddq_s16(s3[15], s3[12]);

  s5[18] = multiply_accumulate_shift_and_narrow_s16(s4[18], -cospi_8_64, s4[29],
                                                    cospi_24_64);
  s5[29] = multiply_accumulate_shift_and_narrow_s16(s4[18], cospi_24_64, s4[29],
                                                    cospi_8_64);

  s5[19] = multiply_accumulate_shift_and_narrow_s16(s4[19], -cospi_8_64, s4[28],
                                                    cospi_24_64);
  s5[28] = multiply_accumulate_shift_and_narrow_s16(s4[19], cospi_24_64, s4[28],
                                                    cospi_8_64);

  s5[20] = multiply_accumulate_shift_and_narrow_s16(s4[20], -cospi_24_64,
                                                    s4[27], -cospi_8_64);
  s5[27] = multiply_accumulate_shift_and_narrow_s16(s4[20], -cospi_8_64, s4[27],
                                                    cospi_24_64);

  s5[21] = multiply_accumulate_shift_and_narrow_s16(s4[21], -cospi_24_64,
                                                    s4[26], -cospi_8_64);
  s5[26] = multiply_accumulate_shift_and_narrow_s16(s4[21], -cospi_8_64, s4[26],
                                                    cospi_24_64);

  // stage 6
  s6[0] = vaddq_s16(s5[0], s4[7]);
  s6[1] = vaddq_s16(s5[1], s5[6]);
  s6[2] = vaddq_s16(s5[2], s5[5]);
  s6[3] = vaddq_s16(s5[3], s4[4]);
  s6[4] = vsubq_s16(s5[3], s4[4]);
  s6[5] = vsubq_s16(s5[2], s5[5]);
  s6[6] = vsubq_s16(s5[1], s5[6]);
  s6[7] = vsubq_s16(s5[0], s4[7]);

  s6[10] = sub_multiply_shift_and_narrow_s16(s5[13], s5[10], cospi_16_64);
  s6[13] = add_multiply_shift_and_narrow_s16(s5[10], s5[13], cospi_16_64);

  s6[11] = sub_multiply_shift_and_narrow_s16(s5[12], s5[11], cospi_16_64);
  s6[12] = add_multiply_shift_and_narrow_s16(s5[11], s5[12], cospi_16_64);

  s6[16] = vaddq_s16(s4[16], s4[23]);
  s6[17] = vaddq_s16(s4[17], s4[22]);
  s6[18] = vaddq_s16(s5[18], s5[21]);
  s6[19] = vaddq_s16(s5[19], s5[20]);
  s6[20] = vsubq_s16(s5[19], s5[20]);
  s6[21] = vsubq_s16(s5[18], s5[21]);
  s6[22] = vsubq_s16(s4[17], s4[22]);
  s6[23] = vsubq_s16(s4[16], s4[23]);
  s6[24] = vsubq_s16(s4[31], s4[24]);
  s6[25] = vsubq_s16(s4[30], s4[25]);
  s6[26] = vsubq_s16(s5[29], s5[26]);
  s6[27] = vsubq_s16(s5[28], s5[27]);
  s6[28] = vaddq_s16(s5[27], s5[28]);
  s6[29] = vaddq_s16(s5[26], s5[29]);
  s6[30] = vaddq_s16(s4[25], s4[30]);
  s6[31] = vaddq_s16(s4[24], s4[31]);

  // stage 7
  s7[0] = vaddq_s16(s6[0], s5[15]);
  s7[1] = vaddq_s16(s6[1], s5[14]);
  s7[2] = vaddq_s16(s6[2], s6[13]);
  s7[3] = vaddq_s16(s6[3], s6[12]);
  s7[4] = vaddq_s16(s6[4], s6[11]);
  s7[5] = vaddq_s16(s6[5], s6[10]);
  s7[6] = vaddq_s16(s6[6], s5[9]);
  s7[7] = vaddq_s16(s6[7], s5[8]);
  s7[8] = vsubq_s16(s6[7], s5[8]);
  s7[9] = vsubq_s16(s6[6], s5[9]);
  s7[10] = vsubq_s16(s6[5], s6[10]);
  s7[11] = vsubq_s16(s6[4], s6[11]);
  s7[12] = vsubq_s16(s6[3], s6[12]);
  s7[13] = vsubq_s16(s6[2], s6[13]);
  s7[14] = vsubq_s16(s6[1], s5[14]);
  s7[15] = vsubq_s16(s6[0], s5[15]);

  s7[20] = sub_multiply_shift_and_narrow_s16(s6[27], s6[20], cospi_16_64);
  s7[27] = add_multiply_shift_and_narrow_s16(s6[20], s6[27], cospi_16_64);

  s7[21] = sub_multiply_shift_and_narrow_s16(s6[26], s6[21], cospi_16_64);
  s7[26] = add_multiply_shift_and_narrow_s16(s6[21], s6[26], cospi_16_64);

  s7[22] = sub_multiply_shift_and_narrow_s16(s6[25], s6[22], cospi_16_64);
  s7[25] = add_multiply_shift_and_narrow_s16(s6[22], s6[25], cospi_16_64);

  s7[23] = sub_multiply_shift_and_narrow_s16(s6[24], s6[23], cospi_16_64);
  s7[24] = add_multiply_shift_and_narrow_s16(s6[23], s6[24], cospi_16_64);

  // final stage
  out[0] = final_add(s7[0], s6[31]);
  out[1] = final_add(s7[1], s6[30]);
  out[2] = final_add(s7[2], s6[29]);
  out[3] = final_add(s7[3], s6[28]);
  out[4] = final_add(s7[4], s7[27]);
  out[5] = final_add(s7[5], s7[26]);
  out[6] = final_add(s7[6], s7[25]);
  out[7] = final_add(s7[7], s7[24]);
  out[8] = final_add(s7[8], s7[23]);
  out[9] = final_add(s7[9], s7[22]);
  out[10] = final_add(s7[10], s7[21]);
  out[11] = final_add(s7[11], s7[20]);
  out[12] = final_add(s7[12], s6[19]);
  out[13] = final_add(s7[13], s6[18]);
  out[14] = final_add(s7[14], s6[17]);
  out[15] = final_add(s7[15], s6[16]);
  out[16] = final_sub(s7[15], s6[16]);
  out[17] = final_sub(s7[14], s6[17]);
  out[18] = final_sub(s7[13], s6[18]);
  out[19] = final_sub(s7[12], s6[19]);
  out[20] = final_sub(s7[11], s7[20]);
  out[21] = final_sub(s7[10], s7[21]);
  out[22] = final_sub(s7[9], s7[22]);
  out[23] = final_sub(s7[8], s7[23]);
  out[24] = final_sub(s7[7], s7[24]);
  out[25] = final_sub(s7[6], s7[25]);
  out[26] = final_sub(s7[5], s7[26]);
  out[27] = final_sub(s7[4], s7[27]);
  out[28] = final_sub(s7[3], s6[28]);
  out[29] = final_sub(s7[2], s6[29]);
  out[30] = final_sub(s7[1], s6[30]);
  out[31] = final_sub(s7[0], s6[31]);

  if (highbd_flag) {
    highbd_add_and_store_bd8(out, output, stride);
  } else {
    uint8_t *const outputT = (uint8_t *)output;
    add_and_store_u8_s16(out + 0, outputT, stride);
    add_and_store_u8_s16(out + 8, outputT + (8 * stride), stride);
    add_and_store_u8_s16(out + 16, outputT + (16 * stride), stride);
    add_and_store_u8_s16(out + 24, outputT + (24 * stride), stride);
  }
}

void vpx_idct32x32_135_add_neon(const tran_low_t *input, uint8_t *dest,
                                int stride) {
  int i;
  int16_t temp[32 * 16];
  int16_t *t = temp;

  vpx_idct32_12_neon(input, temp);
  vpx_idct32_12_neon(input + 32 * 8, temp + 8);

  for (i = 0; i < 32; i += 8) {
    vpx_idct32_16_neon(t, dest, stride, 0);
    t += (16 * 8);
    dest += 8;
  }
}